


Perspectives from Four Decades of Chip Design

Paul Scheidt



Thanks to my corporate sponsor!

SYNOPSYS[®]

Geographical Constraints

*Communications
across a sparsely
populated land*



Cross-Country Connectivity


Trans-Canada Microwave Relay Network

*7000 km
6 Time Zones*



Continental Interconnect

United States Long Line Network



<https://www.long-lines.net/places-routes/maps/MW6003.jpg>

The Beginning




Point of Sale Terminal

*Early Electronic
Commerce*



<https://www.istockphoto.com/photo/old-german-telephone-booth-gm458732917-20202153>

Smart Card Concept Prototype



Old School Chip Emulator

*Racks full of
Wire Wrapped
Cards*



HAPS Prototype


Zebu Emulator

Leverage FPGAs



Hand Layout

*Hand drawn on
Mylar and
digitized*



Courtesy Calma, Inc.


VLSI CAD Workstation 1980s

*Layout
Digitization*



Siemens Secure EEPROM

*2.5 micron
Depletion Load
NMOS*







Source: Paul Scheidt – scanned by John McMaster
https://siliconpr0n.org/map/siemens/m596-a1/mcmaster_mz_mit20x/

MOSFET Technology




early-mid 1980s

*NMOS
Depletion Load
Logic*



Attempts to Go
Faster &
Smaller



*Dynamic
Domino Logic*





Dynamic Logic
soon relegated
to Niche

*Static CMOS
won the race!*

NAND Gate



NOR Gate



Yet...
Dynamic Logic is
Relevant Again!

*ST-TDPL
Self-Timed
Three-Phase Dual-
Rail Precharge
Logic*

*Side Channel
Resistant*





Fig. 6: DONE signal generating balanced NAND gate.





Fig. 7: Timing diagram of a ST-TDPL NAND gate for an input transition of 00 to 11.



MOS Current Mode Logic (MCML)

*Reminiscent of
Emitter
Coupled Logic
(ECL)*




Fig 1. Structure of MCML inverter






Fig 1 CML Inverter Circuit



(a) AND2



(c) XOR2

<https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=8529461>

<https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=6230289>


Advancing Telecom Systems

*Northern
Telecom
DMS-100*



Texas Instruments TMS32010


*Start of the DSP
Revolution*



https://siliconpr0n.org/map/ti/tms32010/single/ti_tms32010_pmonta_mz_10x.jpg

Mixed-Signal Explorations


*Minimizing
Analog with
 $\Sigma\text{-}\Delta$ Modulation*



Source: Paul Scheidt - scanned by John McMaster

Motorola MC68000 Microarchitecture

Two Level Microinstruction Control



Two Level Microinstruction Control

Can we do better?





FIGURE 3. MC68000 CONTROL STRUCTURE

Programmable Mixed-Signal Digital Signal Processor

*Bell Northern
Research A37*




Source: Paul Scheidt

BIST Built-in Self Test


*Fault Detection
in many
Scenarios*

*LFSRs are super
Versatile!*




$$P(x) = 1 + c_1 x + c_2 x^2 + \dots + c_n x^n$$

LFSR Data Vector Generator



LFSR Signature Compressor



Zycad Gate Simulation Accelerator

late 80s – mid 90s


*Test Vector
Fault Grading*



Z01X Modern Fault Simulation


*Evaluate Fault
Tolerance*

*Effectiveness of
Fault Attack
Countermeasures*



Approaching
the 1 micron
“Barrier”


*Transistors still
easily visible*



Source: Paul Scheidt @BNR scanned by John McMaster


Limited Metal Interconnect

*Access by
"drilling" and
"wiring"*




Debugging Silicon with Dynamic Voltage Contrast

Seeing the signals




Fixing Silicon with Focused Ion Beam (FIB)

Circuit Editing





Dealing
with increasing
Complexity

*Abstraction
Layers*







Growing Capacity per Wafer Shrinking feature sizes 5 to 1 micron







Source: Paul Scheidt

Standard Cell Libraries


Structured Custom Design



<https://www.vlsitechnology.org/html/cells/vsclib013/aoi31.html>




Logic Level Design Abstraction




Increasing Abstraction

Logic Gates to Functional



Logic Synthesis and Optimization Revolution

*Synopsys Design
Compiler*



EDA Industry
takes off in the
1990s

*Customer
In-house Tools
mostly replaced*

QALMA

DAISY
SYSTEMS CORP.


GATEWAY
DESIGN

Mentor
Graphics[®]

VALID

cādence[™]


VIEWlogic[®]

SYNOPSYS[®]

High Level Language Silicon Compilation

VHDL & Verilog

```
// Add shifted multiplier result to current accumulator.
assign adder_op_a = mul_res_shifted;
assign adder_op_b = acc_blanked;

assign adder_result = adder_op_a + adder_op_b;

// Split zero check between the two halves of the result. This is used for flag setting (see
// below).
assign adder_result_hw_is_zero[0] = adder_result[WLEN/2-1:0] == 'h0;
assign adder_result_hw_is_zero[1] = adder_result[WLEN/2+:WLEN/2] == 'h0;

assign operation_flags_o.L = adder_result[0];
// L is always updated for .WO, and for .SO when writing to the lower half-word
assign operation_flags_en_o.L = operation_i.shift_acc ? ~operation_i.wr_hw_sel_upper : 1'b1;

// For .SO M is taken from the top-bit of shifted out half-word, otherwise it is taken from the
// top-bit of the full result.
assign operation_flags_o.M = operation_i.shift_acc ? adder_result[WLEN/2-1] :
                                adder_result[WLEN-1];
// M is always updated for .WO, and for .SO when writing to the upper half-word.
assign operation_flags_en_o.M = operation_i.shift_acc ? operation_i.wr_hw_sel_upper : 1'b1;

// For .SO Z is calculated from the shifted out half-word, otherwise it is calculated on the full
// result.
assign operation_flags_o.Z = operation_i.shift_acc ? adder_result_hw_is_zero[0] :
                                &adder_result_hw_is_zero;

// Z is updated for .WO. For .SO updates are based upon result and half-word:
// - When writing to lower half-word always update Z.
// - When writing to upper half-word clear Z if result is non-zero otherwise leave it alone.
assign operation_flags_en_o.Z =
    operation_i.shift_acc & operation_i.wr_hw_sel_upper ? ~adder_result_hw_is_zero[0] :
    1'b1;




// MAC never sets the carry flag
assign operation_flags_o.C = 1'b0;
assign operation_flags_en_o.C = 1'b0;

always_comb begin
    acc_no_intg_d = '0;
    unique case (1'b1)
        // Non-encoded inputs have to be encoded before writing to the register.
        sec_wipe_acc_urnd_i: begin
            acc_no_intg_d = urnd_data_i;
            acc_intg_d = acc_intg_calc;
        end
        default: begin
            // If performing an ACC ISPR write the next accumulator value is taken from the ISPR write
            // data, otherwise it is drawn from the adder result. The new accumulator can be optionally
            // shifted right by one half-word (shift_acc).
            if (ispr_acc_wr_en_i) begin
                acc_intg_d = ispr_acc_wr_data_intg_i;
            end
        end
    end
end
```

Moore's Law Metrics over 4 Decades


Min Feature Size
1978: 5 μm
2020: 5 nm
1000 : 1

SRAM Cell Density
43,000 : 1




Moore's Law Metrics over 4 Decades

Transistor Count
1980: 20k
2020: 80B
4 Million : 1



Wafer Densities Grow Further to 300 mm

*Increasing Chip Die Sizes
and Production Capacities*





Source: Paul Scheidt

Interconnect Density and FinFET

8+ layers at 22nm

Intel 22nm SoC Interconnect Design Rules						Image
Layer	Pitch	Process	Dielectric Materials	CPU	SoC	
Fin	60 nm	-	-	Fin	Fin	
Contact	90 nm	SAC	-	Contact	Contact	
M1	90 nm	SAV	ULK CDO	M1	M1	
MT - 1x	80 nm	SAV	ULK CDO	M2/M3	2-6 layers	
MT - 1.4x	112 nm	SAV	ULK CDO	M4	Semi-global	
MT - 2x	160 nm	SAV	ULK CDO	M5	Semi-global	
MT - 3x	240 nm	SAV	ULK CDO	M6	Global Routing	
MT - 4x	320 nm 360 nm	Via First	LK CDO	M7/M8	Global Routing	
MT - TOP	14 μm	Plate Up	Polymer	M9	Top Metal	





https://en.wikichip.org/wiki/22_nm_lithography_proces

10nm

12+ Metal
Layers

Taller &
Narrower
FinFETS



Exploding Design Complexity!


*Following
footsteps of the
software
industry*



Increase
Design
Abstraction


*Behavioral
Compiler*

*The Technology
of the Future?*




Domain Specific Behavioral Synthesis

*More targeted...
More success*




Silicon Components

*Synopsys
DesignWare*




Networks on Chip


Systems Composition




(a)




(b)




(c)




(d)




(e)




(f)




(g)




(h)



(i)




(j)



(k)


Systems on Chip SOC

*Almost everything
on one Die!*



Internet Users Worldwide

1995 *WWW*
Introduced



Data Source: <https://www.internetworldstats.com/emarketing.htm>

Big Routers for Internet Expansion

Cisco GSR 12000



Field
Programmable
Gate Arrays
FPGA

*Another dimension
of flexibility*



Reconfigurable Computers in Data Centers

*Application
Acceleration
On-Demand*

*SoC Emulator
in the Cloud*




Hyperscale

@Google



Gen4 TPU Supercomputer Pods

*Deep Learning at
Scale*



Cray-1

*Fastest Computer
1976 – 1982*

*“The world’s
most expensive
love-seat!”*



Cray-1 Architecture

SIMD Vector Processor






Figure 3-1. Computation section

Gen4 Tensor Processor Unit

*Chiptlets
Water Cooled
Vector Processing
Networked*




<https://arxiv.org/pdf/2304.01433.pdf>

Density & Power Optimization with Multi Chip Packaging


Exploit Old Idea

Chipelets on Silicon Interposers



Interposer- Chiplet Stack Up

Intel Ponte Vecchio




Protected by Titan

*Google
Root-of-Trust
for the Data
Center*

What is Titan?


- Secure low-power microcontroller designed with cloud security as first-class consideration
- Not just a chip, but the supporting system and security architecture + manufacturing flow

 Google Cloud





Titan-M1

Root-of-Trust



Titan
Everywhere

*Everyone
deserves good
Security!*



But...
Is it Safe?


Trust but Verify!



<https://cinema-fanatic.com/2011/05/12/movie-quote-of-the-day-marathon-man-1976-dir-john-schlesinger>

Side Channel Analysis

Information leakage via Power and EM Signals



NSA Tempest

1950s onwards


*Listening in on
“secure” comms
100s of meters
distant*



IR Emissions Side Channel


Investigating Chip Floorplan

*16nm node
1300nm IR
Resolution
3 micron/pixel*




IR Emissions

Read the Data



(a) Checkerboard design.



(b) Inverted checkerboard design.

Some Conclusions ...

- History repeats
 - But with new variations
- Abstraction
 - Helps us deal with complexity
 - But abstraction also obscures
- Lower levels can provide valuable insights
 - Should not be considered “fixed” forever
- Explore and Recycle
 - Changing constraints yields different results

Thank You!

HARRIS 2024 Keynote Abstract

Perspectives from Four Decades of Chip Design

The past four decades have seen a dramatic evolution of chip design technology. We've gone from 5 micrometer NMOS down to 3 nanometer CMOS with a corresponding multi-millionfold growth in transistor density. The regular introduction of new abstraction layers and hardware microarchitectures supported by EDA design tools has enabled the industry to deal with ever increasing complexities. This trend does not appear to be ending anytime soon. We take a retrospective view of how we got to the current state of the art and find there are recurring patterns we can use to guide us forward. New opportunities arise to reuse past patterns in novel new ways as the technology constraints shift. Understanding the foundations is key to building the next generation technologies.

Backup

A bit about me ...

University of Toronto
Santa Clara University

Electrical Engineering
Applied Mathematics

Siemens

EEPROM

Bell-Northern Research

DSP

Synopsys

Arithmetic IP

C-Cube

MPEG Video

Cisco

Routers

Altera

FPGA

Google


Titan Security

Synopsys

Crypto IP


Silicon RE Capabilities

Professional




Silicon RE Capabilities

Independent




Source: Paul Scheidt @kraftwerkklabs.com




Direct Wafer Probing

Testing & Debugging





DIY Probing

What's happening inside there?



Logic Circuit Design Evolution

Multiplexors



RE

Threats & Opportunities

The Good

- Security Audit
- Increased Trust

The Bad

- Intellectual Property Theft
- Cloning

The Ugly

- Supply Chain Attack
- Trojans