



TECHNISCHE
UNIVERSITÄT
DARMSTADT

MAX PLANCK INSTITUTE
FOR SECURITY AND PRIVACY



CONFUZZ: COMBINING HARDWARE REVERSE ENGINEERING AND SECURITY ANALYSIS THROUGH FUZZING

**Maik Ender*, Felix Hahn*, Marc Fyrbiak*,
Amir Moradi‡, and Christof Paar***


* MPI-SP, ‡ University of Darmstadt

Harris Workshop, March 19, 2024




BITSTREAM SECURITY

Bitstream



Program



Field Programmable Gate Array
(FPGA)

The Unpatchable Silicon: A Full Break of the Bitstream Encryption of
Xilinx 7-Series FPGAs

Maik Ender*, Amir Moradi* and Christof Paar*†

* Max Planck Institute for Security and Privacy (MPI-SP), Bochum, Germany
† Institute for IT Security, Ruhr University Bochum, Germany

‡ Institute for Cyber Security and Privacy, Germany

A Cautionary Note on Protecting
Xilinx' UltraScale(+) Bitstream Encryption and Authentication Engine

Maik Ender*, Gregor Leander†, Amir Moradi‡, and Christof Paar*
* Max Planck Institute for Security and Privacy (MPI-SP), Bochum, Germany
† Ruhr University Bochum, Horst Görtz Institute for IT Security, Bochum, Germany

‡ University of Cologne, Institute of Computer Science, Cologne, Germany
Email: gregor.leander@rub.de
Email: amir.moradi@uni-koeln.de


*Abstract—*FPGA bitstream protection schemes are often the first line of defense for secure hardware designs. In general, making the bitstream encryption would enable attackers to point of attack against FPGAs is its bitstream, as the bitstream stores the device's configuration, i.e., its hardware design.

FUZZING





BITSTREAM FUZZING



The Unpatchable Silicon: A Full Break of the Bitstream Encryption of Xilinx 7-Series FPGAs

Maik Ender*, Amir Moradi* and Christof Paar*†
* Max Planck Institute for Security and Privacy (MPI-SP), Bochum, Germany
† Institute for IT Security, Ruhr University Bochum, Germany
† Institute for Cyber Security and Privacy, Germany

Xilinx' UltraScale(+) Bitstream Encryption and Authentication Engine

Maik Ender*, Gregor Leander†, Amir Moradi†, and Christof Paar*
* Max Planck Institute for Security and Privacy (MPI-SP), Bochum, Germany
{maik.ender, {christof.paar}@mpi-sp.org}

JustSTART: How to Find an RSA Authentication Bypass on Xilinx UltraScale(+) with Fuzzing

Maik Ender¹, Felix Hahn¹, Marc Fyrbiak¹,
Amir Moradi² and Christof Paar¹
¹ Max Planck Institute for Security and Privacy, Bochum, Germany
firstname.lastname@mpi-sp.org
² Technische Universität Darmstadt, Darmstadt, Germany
amir.moradi@tu-darmstadt.de

Abstract. Fuzzing is a well-established technique in the software domain to uncover



FUZZING GOALS

Automated bug &
vulnerability discovery

Reverse engineer Xilinx
configuration engine


Explore fuzzing as a
general defense
technique for hardware

CONFIGURATION ENGINE FUNDAMENTALS






CONFIGURATION ENGINE





BITSTREAM PROGRAM




BITSTREAM FUZZING





BITSTREAM FUZZING





FUZZING STRATEGIES


1. Bitstream Structure

Fuzz the general bitstream instruction set architecture




2. Intra Command

Fuzz single configuration registers (bit pattern)




3. Inter Command

Fuzz interaction between multiple registers and commands



FINDINGS





FINDINGS


- Reverse engineer towards better understanding
- Hard crash in register 23 (power cycle needed)
- RSA authentication test mode (rapid prototyping)
- Re-discover starbleed automatically
- Discover JustSTART

FDRI
FDRO
Status
Control 0
WBSTAR
...





JUSTSTART





CONCLUSION

Fuzzing on Hardware

- Can be effective
 - Found new vulnerabilities
 - Better understanding
- Efficiency:
 - Strategies
 - Rapid prototyping

Limitations

- Scalability (Hardware for every instance, slow interfaces)
- Internal state (in-)visibility
 - Future work: Use side-channels
- Human assisted evaluation
 - Future work: Automation

[github.com
/emsec/ConFuzz](https://github.com/emsec/ConFuzz)

