

0 0

SIMON KLIX & NILS ALBARTUS MPI-SP, Bochum, Germany

0

0







RECAP

Research Question I:

What challenges and efforts are entailed with real-world FPGA reverse engineering in a black-box setting?

We reverse engineered an FPGA found in the iPhone 7

- First comprehensive FPGA reverse engineering case study on a real-world device
- Started from a bitstream and ended at a highlevel understanding.

Solved the challenges we encountered either manually or with specific and custom made tooling.





GENERALIZATION



GENERALIZATION OF REVERSE ENGINEERING TECHNIQUES

Research Question II: To what extent can FPGA reverse engineering be generalized across architectures and implementations?

We created a general a tool box for FPGA reverse engineering.

- Consisting of multiple tools for different phases and challenges of the reverse engineering flow
- Mostly independent of architecture (Xilinx, Lattice, and extendable)
- Evaluated on set of benchmarks for both architectures and different functionalities





NETLIST PRE-PROCESSING

Resynthesis for LUT replacement

- Use existing synthesizers to map LUTs into basic gates
- Allows for reconstruction of structural information and improves readability
- Translates netlists of different architectures into a similar format





NETLIST PRE-PROCESSING

Resynthesis for LUT replacement

- Use existing synthesizers to map LUTs into basic gates
- Allows for reconstruction of structural information and improves readability
- Translates netlists of different architectures into a similar format





DATAPATH

New features for DANA:

- Operate on more gates than FFs
 - Support for MUX grouping directly in DANA



DATAPATH

New features for DANA:

- Operate on more gates than FFs
 - Support for MUX grouping directly in DANA





Structural Candidate Identification:

- Based on FPGA characteristics
- Starting with carry chains
- Build varying structural candidates with neighboring gates





Functional Candidate Identification:

Abstract candidate into Boolean functions
 of output nets





Functional Candidate Identification:

- Abstract candidate into Boolean functions of output nets
- Identify possible control signals, input operands and output order
 - Purely based on function analysis



Addition-CandidateOperands:Output Order:A: [a, d] $[f_0, f_1]$ B: [b, e]Control Signals: [c]Addition-CandidateOutput Order:

Operands:Output Order:A: [a, d] $[f_0, f_1]$ B: [c, e]Control Signals: [b]Subtraction-CandidateOperands:Output Order:A: [a, d] $[f_0, f_1]$ B: [b, e] $[f_0, f_1]$ Control Signals: [c]



Functional Candidate Identification:

- Abstract candidate into Boolean functions
 of output nets
- Identify possible control signals, input operands and output order
 - Purely based on function analysis
- Check all generated Candidates with an SMT solver

Addition-Candidate

Operands:Output Order:A: [a, d] $[f_{0}, f_{1}]$ B: [b, e]Control Signals: [c]

Addition-Candidate

Operands:Output Order:A: [a, d] $[f_0, f_1]$ B: [c, e]Control Signals: [b]

Subtraction-CandidateOperands:Output Order:A: [a, d] $[f_0, f_1]$ B: [b, e]Control Signals: [c]









BITORDER PROPAGATION

Working on a netlist with reconstructed word-level structures

- Arithmetic structures inherently provide a bitorder of their multi-bit inputs
- Registers and Multiplexers are reconstructed with unordered IO





BITORDER PROPAGATION

Working on a netlist with reconstructed word-level structures

- Arithmetic structures inherently provide a bitorder of their multi-bit inputs
- Registers and Multiplexers are reconstructed with unordered IO
- Propagate information between pingroups





RESULTS



Large parts of the netlist can be reverse engineered fully automatically!



THREAT ANALYSIS



THREAT ANALYSIS

Research Question III: What is the threat potential of FPGA RE?

- From previous research we have shown that netlist reverse engineering for FPGAs can be scalable
- We analyze the threat potential and compare FPGA RE to ASIC RE





PHASE 1: NETLIST EXTRACTION

DIFFERENCES BETWEEN FPGA AND ASIC REVERSE ENGINEERING

ASICs:



- → Requires specialized expensive equipment and know-how
- → Takes weeks months until netlist has been extracted



PHASE 1: NETLIST EXTRACTION

DIFFERENCES BETWEEN FPGA AND ASIC REVERSE ENGINEERING

FPGAs:



\rightarrow Bitstream has to be extracted (*minutes – days*)

 \rightarrow If database is available, the conversion only takes *minutes*



OPEN-SOURCE BITSTREAM DATABASES

Xilinx:

- Project X-Ray: 7-Series
- Project U-Ray: UltraScale(+)

Lattice:

- Project Trellis: ECP5 Series
- Project IceStorm: ICE40 Series

Project X-Ray I docs failing License ISC Search passing Documenting the Xilinx 7-series bit-stream format. This repository contains both tools and scripts which allow you to document the bit-stream format of Xilinx 7-series FPGAs.

More documentation can be found published on prixray ReadTheDocs site - this includes;

- Highlevel Bitstream Architecture
- Overview of DB Development Process

Intel:

• Mistral: Cyclone V

QUICKLOGIC: OPEN-SOURCE FPGAs

- QuickLogic is the first FPGA vendor to switch to 100% open-source software and hardware solution for some FPGA devices
- Databases have to be made available somewhere and can be easily accessed









BITSTREAM ENCRYPTION

- Not available for every device, or...
- Xilinx:
 - 6-Series:
 - Several side-channel attacks demonstrated
 - 7-Series:
 - Completely broken due to protocol error (StarBleed)
 - UltraScale(+):
 - Partial break of encryption, if not properly configured (StarBleed-NG)
 - RSA Authentication broken (JustStart)







PHASE 2: NETLIST ANALYSIS

DIFFERENCES BETWEEN FPGA AND ASIC REVERSE ENGINEERING



- Error free netlist can be extracted
 - Enables different analysis methods that rely on exact representation (SMT, simulation, ...)
- Not many synthesis tools and gate libraries
 - Reuse family specific tools
- Blocks, like DSPs and (B)RAMs, are already present in netlist
- Netlist can change over time (dynamic reconfiguration) → hard to analyze



- Error free netlist are unlikely to be extracted
 - > Rely on *fuzzy* methods
- Large variety of tools and gate libraries
 - > Tools must be adjusted more often
- Blocks have to be reconstructed
- Netlist is static

THREAT POTENTIAL AND CONSEQUENCES

- FPGAs face a different kind of attacker regarding RE
 - **ASICs:** Attackers with vast resources (nation-state actors, large companies, specialized labs...)
 - **FPGAs:** Attackers with limited resources (hobbyist, university researchers, ...)
 - Combination of easier netlist extraction + readily deployable tools and algorithms
- → More acute danger for IP implemented on FPGAs
- → Manipulations can be conducted





ADVANCED PROTECTION METHODS

Obvious solution:

- Develop good bitstream encryption
- However, bitstream encryption has failed many times in the past...

Fallback protection mechanisms:

- Netlist obfuscation:
 - Has been applied in the software world for many years
 - Strong obfuscation can use FPGA specific features (like reconfigurability), but should also focus on making RE as hard as possible on gate-level reverse engineering







0	0	0	· · ·															
0	0	0	•	0	0	0	0 0	0	0	0	0	0	0	0	0 0			
0	0	0	•															
0	0	0	•															
0	0	0	•															
0	0	0	•															
0	0	0	•															
0	0	0	•															
0	0	0	•															
0	0	•	•															
0	0	0	•															
0	0	0	•												,			
0 0	0 0	0 0	。 。								7				,	Ollestions?		
0 0 0	0 0 0	0 0	0 0 0								1				,	Questions?		
0 0 0	0 0	0 0	0 0 0								1				,	Questions?	0 0	0 0
0 0 0	0 0	0 0	0								1				,	QUESTIONS?	o o o o	0 0 0 0
0 0	0 0	0	0 0							ľ	1				,	QUESTIONS?	0 0 0 0	0 0 0 0
0	0 0	0	0								1				,	QUESTIONS?	0 0 0 0 0 0	0 0 0 0 0 0
0 0	0 0	0	0 0								1				,	QUESTIONS?	0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0
0	0	0	0													QUESTIONS?	 0 0<	0 0 0 0 0 0 0 0 0 0
0	0 0	0	0								1				,	QUESTIONS?	0 0 0 0 0 0 0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0
0	0	0	0								1						O O O O O O O O O O O O O O O O O O O O O O O O O O O O O O O O	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0